In this paper, for the first time, we report 200 dpi current-driven active-matrix organic polymer light-emitting displays based on five-terminal, four amorphous silicon thin-film transistors (TFTs) pixel electrode circuits, which compensate for the threshold voltage shift of organic polymer light-emitting devices and TFTs.
Introduction
Since hydrogenated amorphous silicon (a-Si:H) thin-film transistors (TFTs) active-matrix arrays can be fabricated at low cost and with a high uniformity over large areas, it is expected that this mature technology will become preferred in comparison with the poly-crystalline silicon (poly-Si) technology [1] [2] [3] for the active-matrix organic light-emitting display (AM-OLED). Furthermore, the recent enhancement of organic light-emitting devices (OLEDs) performances [4] has made it easier to extend aSi:H TFTs-based technology to AM-OLED. In AM-OLED, aSi:H TFTs act as switching and driving devices to the OLEDs in a pixel electrode circuit. To drive light-emitting devices, a continuous excitation during the whole frame period is needed for high-performance AM-OLEDs. This can be very demanding task for a-Si:H TFTs. But a previously proposed current-source four-aSi:H TFTs pixel electrode circuit [5] is capable of providing sufficient current for the OLEDs. Circuit simulation and experimental results [6] showed that this pixel electrode circuit with four a-Si:H TFTs can fully compensate for TFT threshold voltage shift, consequently providing a constant current flow through OLEDs. In this paper, for the first time, we report on opto-electronic properties of 4-a-Si:H TFTs current-driven AMorganic polymer light-emitting display (AM-PLED). We have clearly demonstrated that this type of pixel electrode circuit can provide continuous constant current flow over organic polymer light-emitting devices (PLEDs) during the whole frame period. And based on the experimental results, we concluded that this pixel electrode circuit is suitable for high performance AM-PLED.
2.
4-a-Si:H TFTs pixel electrode circuit Figure 1 shows the schematic diagram of 4-a-Si:H TFTs pixel electrode circuit. T1/T2, T3, and T4 are selecting, driving, and switching TFTs, respectively. The T1/T2 and T4, control the current flow path according to appropriate selecting voltage signals (V select1 and V select2 ). During the select time (V select1 is high, V select2 is low), T1/T2 are ON and T3 is OFF, directing the data current flow from data line (I data ) to PLED through T1/T2 and T3, which is indicated as a solid line in Fig. 1 . After the storage capacitor (C ST ) is charged up during the select time, V select1 and V select2 signals change during the rest of the frame time (V select1 is low, V select2 is high), turning T1/T2 OFF and T4 ON, respectively. Then, the same amount of data current will flow from V DD to ground through T4, T3, and PLED, which is indicated as a dotted line in Fig. 1 . During the select time, gate-source (V GS_T3 ) and drain-source (V DS_T3 ) voltage values of T3 are set to certain values to achieve I PLED = I data with the help of charges stored in C ST . These V GS_T3 and V DS_T3 can vary from pixel-to-pixel to maintain I data = I PLED independent of the PLEDs and TFTs operating parameters. Examples of the device parameter variations are PLEDs and TFTs threshold voltages, and TFTs mobility, which could result from manufacturing and material variations, and pixel electrode circuit aging. During the rest of the frame time, I PLED should be maintained very close to the current flow through the PLED (I data ) during the select time. Since circuit configuration and driving conditions are designed for the driving TFT (T3) to operate in the saturation regime during the whole frame time, the current flow to PLED through T3 does not change significantly for the same V GS_T3 although the V DS_T3 value changes due to the current flow path change during the rest of the frame time.
However, if a-Si:H TFTs shows non-ideal characteristics in the saturation regime, I PLED could be affected by V DS_T3 change during the frame time, leading to the I PLED unequal to the I data . I PLED can also be affected by the change of the stored voltage in C ST due to the charge redistribution of C ST by TFT parasitic capacitances of T1, and/or any leakage current through T1/T2 during the frame time.
4-a-Si:H TFTs active-matrix arrays
We To improve the source/drain contact properties, the fabricated active-matrix arrays were annealed for two hours at 230 °C under the nitrogen environment. To evaluate our activematrix arrays processes before the next fabrication steps are performed, we measured the electrical characteristics of TFTs, which will be discussed in Section 5. Then, we spun-coated benzocyclobutene (BCB, 1~1.5 μm) on top of the fabricated active-matrix arrays to provide a planarized, flat surface for the following indium tin oxide (ITO) and PLED layers. After the BCB layer was coated, the active-matrix arrays were cured at carefully controlled temperature steps under a good nitrogen environment. To make a contact for the following ITO layer, via was formed through the cured BCB planarization layer by using RIE with a gas mixture of O 2 and CF 4 (Mask #5). After via definition, the in-situ argon (Ar) back-sputtering was performed on the BCB layer surface before ITO deposition, which improves the adhesion between ITO and BCB layer. ITO (1000 Å) was deposited by DC sputtering method and then, patterned by wetetching in a mixture solution of nitric acid (HNO 3 ), hydrochloric acid (HCl), and deionized water (Mask #6). The size (W/L) of each TFT is 15/6, 55/6, 58/6, and 70/6 for T1, T2, T3, and T4, respectively. The top view of the fabricated 200 dpi AM-PLED (0.5 inch × 0.5 inch, 100 × 100 pixels) is shown in Fig. 2 . The top view and cross-section of each pixel are also included. The aperture ratio (AR) of each pixel is about 10%, which is defined as the ratio of the PLED area (24×65 μm 2 ) to the whole pixel area (127×127 μm 2 ).
4.
Red PLED opto-electrical properties Figure 3 shows opto-electrical properties of red PLEDs with 2.54×2.54 mm 2 size. The structure of PLEDs is also included in the inset of Fig. 3(a) , where HIL and LEL represent hole injection and light emissive layers, respectively. From Figure 4 shows the electrical characteristics of each TFT in the 4-a-Si:H TFTs pixel electrode circuit. For selecting and switching transistor T1/T2 and T4, the measured transfer characteristics (V DS = 0.1 V) are shown in Fig. 4(a) . We extracted the field-effect mobility and threshold voltage of TFTs from those characteristics, which are 0.7 cm 2 /Vs and 8.6 V, respectively. Since T3 operates in saturation regime, I DS -V DS characteristics of T3 were measured for different V GS values as shown in Fig. 4(b) . From this figure, we can conclude that the driving TFT (T3) of our 4-a-Si:H TFT pixel electrode circuit is capable of providing up to 10 μA for rather low V GS_T3 and V DS_T3 values (less than 20 V). We have used PLED and a-Si:H TFTs characteristics to select the driving conditions of our pixel electrode circuit.
Electrical properties of 4-a-Si:H TFTs

4-a-Si:H TFTs 200 dpi AM-PLED
Before we deposited PLED active layers, the fabricated activematrix arrays was thoroughly cleaned in photo resist (PR) stripper, acetone, and isopropyl alcohol (IPA) to remove any residual PR on defined ITO pixel electrode. In addition, the ITO surface was exposed to UV-ozone treatment for 10 minutes. First, we spuncoated poly (3,4-ethylene dioxythiophene) (PEDOT) doped with poly (styrenesulfonate) (PSS) and cured for 20 minutes at 90 °C in the vacuum oven. Then, we spun-coated red light-emitting poly (fluorene) copolymer in xylene solution and cured for one hour at 90 °C in the vacuum oven. All the spin-coating processes were performed at room temperature in the air. Finally, a calcium (150 Å)/aluminum (2000 Å) bi-layer cathode was thermally evaporated through a shadow mask without breaking vacuum under ~10 -6 Torr. All the cathode electrodes for each pixel are connected in our AM-PLED. We removed the PLED active layers coated on the display contact pads by using solvent. For display evaluation, we operated our AM-PLED by applying constant 30 V, 0 V, and 30 V to V select1 , V select2 and V DD lines, respectively. The 0~25 mA data currents were applied to I data lines to measure the display luminance at different data current levels. The display driving conditions are indicated as bold italic values in Fig. 5 . The required signal waveforms for the real display operation are also included in this figure. Figure 6 shows the demonstration of red light-emitting 200 dpi AM-PLED when the data current is 25 mA. The AM-PLED shows the pixel light-emission yields of about 75%. The magnified image of each pixel light-emission is also included in Fig. 6 .
The opto-electrical characteristics of the display has been measured using an integrating sphere and a calibrated photodetector connected to a radiometer to measure the total luminous flux from the display [7] . All the measurements have been performed in the air at room temperature. Fig. 7 shows the luminous flux versus applied data current characteristics. The initial light emission was observed when the data current is about 1-2 mA. We obtained up to 1.1 × 10 -2 lumen when the data current is 25 mA. For the Lambertian emitter, we can calculate luminance (L) from the measured luminous flux (Φ) by using the following equation; [µA]
,where A is the are of the light emitter. By assuming that our AM-PLED is a Lambertian emitter, we can calculate the display luminance . The obtained L Emission versus applied data current is shown in Fig. 7 . Up to 300 cd/m 2 has been obtained at the data current level of 25 mA
Conclusions
In this paper, for the first time, we demonstrated red 200 dpi current-driving 4-a-Si:H TFTs AM-PLED with 0.5 inch 2 size (100×100 pixels). The display and emission luminance were obtained up to 30 and 300 cd/m 2 at the data current level of 25 mA, respectively.
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